Formal equivalence checking

Stage of electronic circuit design verification

Formal equivalence checking process is a part of electronic design automation (EDA), commonly used during the development of digital integrated circuits, to formally prove that two representations of a circuit design exhibit exactly the same behavior.

This keyword could refer to multiple things. Here are some suggestions: