#pipeline_stall

Pipeline stall

Delay in the execution of a processor instruction in a pipeline

In the design of pipelined computer processors, a pipeline stall is a delay in execution of an instruction in order to resolve a hazard.

Sun 12th

Provided by Wikipedia

Learn More
0 searches
This keyword has never been searched before
This keyword has never been searched for with any other keyword.